To search, Click below search items. |
| All Published Papers Search Service |
|
|
|
Title |
Performance Analysis of a 64-bit signed Multiplier with a Carry Select Adder Using VHDL |
|
Author |
Deepthi, Rani, Manasa |
| Citation |
Vol. 15 No. 11 pp. 91-94 |
|
Abstract |
This paper presents a performance analysis of carry-look-ahead-adder and carry select adder signed data multiplier we are using, one uses a carry-look- ahead adder and the second one uses a carry select adder. The main focus of this paper’s on the speed of the multiplication operation on these 64-bit multipliers which are modeled using verilog code, A hardware description language. The multiplier with a carry select adder has shown a better performance over the multiplier with a carry select adder in terms of gate delays. In this paper we are going to prove that the area and delay product of carry select adder gives better performance compare with carry-look-ahead adder signed 64 bit multiplier. |
|
Keywords |
Signed Multiplier, Carry-Look-Ahead Adder, Carry Select Adder, Wallace tree, VHDL Simulation & Synthesis. |
|
URL |
