To search, Click below search items. |
| All Published Papers Search Service |
|
|
|
Title |
Implementation of FPGA based Firewall Using Behavioral Synthesis |
|
Author |
Rajanish K. Kamat, Pawan K. Gaikwad, Santosh A. Shinde |
| Citation |
Vol. 10 No. 6 pp. 199-203 |
|
Abstract |
Behavioral design helps the designer to understand the design space and subsequently coming up with a design that meets all the constraints specifically in a field programmable gate array (FPGA) based design paradigm. In this paper we have reported a novel design framework for creation of behavioral design. We have examined the opportunities brought about by finite state machines and to harness them into a synthesizable register transfer level (RTL) architecture. We discuss a case study of packet parser its finite state machine (FSM), data path controller architecture and issues related to its Handel-C implementation. |
|
Keywords |
Firewall, FPGA, Handel C, Behavioral Synthesis, ASIC |
|
URL |
