To search, Click below search items.

 

All Published Papers Search Service

Title

Imbedded Markov Chains Model of Multiprocessor with Shared Memory

Author

Angel Vassilev Nikolov

Citation

Vol. 9  No. 4  pp. 79-83

Abstract

This paper addresses the problem of evaluating the performance of multiprocessor with shared memory and private caches executing Invalidate Coherence Protocols. The model is grounded in queuing network theory and includes bus interference, cache interference, and main memory interference. The method of the Imbedded Markov Chains is used. The highest and lowest performance characteristics are calculated for both equilibrium and transient states.

Keywords

Invalidate Cache Protocols, Markov Chains, Multiprocessor, Queuing Network

URL

http://paper.ijcsns.org/07_book/200904/20090412.pdf