To search, Click below search items.

 

All Published Papers Search Service

Title

New Approaches to Routing Techniques of MANET Node for Optimal Network Performance

Author

M.Ramakrishnan, S.Shanmugavel

Citation

Vol. 8  No. 11  pp. 369-376

Abstract

Mobile Adhoc Network is a collection of wireless mobile nodes forming a temporary network without the aid of any established infrastructure. In wireless networks, routing is undoubtedly one of the most demanding areas where flexibility and cost are of significant importance. The aim of the current work is the study of various routing techniques for MANET nodes to obtain the route through which data is to be transferred to the destination with maximum throughput. The first technique is to study and implement the change over of routing protocols from DSR to AODV using Glomosim simulator. In second routing technique we have adopted self healing routing methodology for ad hoc on demand routing protocol with shortest path using the Glomosim. We have proposed the third routing technique which is an adaptable routing strategy for MANET node with reconfigurable FPGA. One among the popular protocols like DSDV, DSR, AODV and TORA is configured in the MANET node on the fly using a reconfigurable FPGA. Therefore, the individual protocols are modeled using VHDL and implemented in FPGA and finally integrated using an Automatic Throughput Control algorithm (ATC). This ATC selects the required routing protocol based on the throughput value. It works on the principle of throughput calculation and comparison with a minimum threshold value to initiate the protocol selection process. Therefore then and there, by shifting to the effective protocols on the fly, the throughput obtained is made consistent. Hence an automatically reconfigurable node for MANET application is a trustworthy solution. The maximum speed of operation for the proposed routing architecture is about 138.64 MHz. We have synthesized the code using Xilinx Virtex II (V200EFG256-7) FPGA.

Keywords

MANET, DSDV, AODV, DSR, TORA, Reconfigurable Architecture, FPGA (Field Programmable Gate Array)

URL

http://paper.ijcsns.org/07_book/200811/20081153.pdf